

FIG. 1




FIG. 2

| NAME | BIT LENGTH | DESCRIPTION              |
|------|------------|--------------------------|
| OP   | 4          | Operation Code           |
| SOP  | 4          | Sub-Operation Code       |
| MF   | 4          | Mode F Operand           |
| MT   | 4          | Mode T Operand           |
| L    | 16         | Length                   |
| F    | 16         | From Operand (F Operand) |
| T    | 16         | To Operand (T Operand)   |
| S    | 16         | Sink Operand (S Operand) |

\*1 DOUBLE WORD

\*2 ONLY MULTIPLE LENGTH  
MULTIPLICATION INSTRUCTION

FIG. 3(a)

| OPERAND<br>DESIGNATION<br>MODE | BINARY CODE | DESCRIPTION OF MODE   |
|--------------------------------|-------------|---|
| D                              | 0000        | INTERPRET VALUE OF F OR T OPERAND AS ARITHMETIC REGISTER NUMBER AND ACCESS CONTENT OF THAT REGISTER (DIRECT REGISTER DESIGNATION)   |
| I                              | 0001        | INTERPRET VALUE OF F OR T OPERAND AS ARITHMETIC REGISTER NUMBER AND ACCESS MEMORY USING CONTENT OF THE REGISTER AS ADDRESS (INDIRECT REGISTER DESIGNATION)  |
| A                              | 0010        | INTERPRET VALUE OF F OR T OPERAND AS ADDRESS AND ACCESS MEMORY ACCORDING TO THAT ADDRESS (DIRECT ADDRESS DESIGNATION)   |
| IP                             | 0011        | CONDUCT INDIRECT REGISTER DESIGNATION AND THEN INCREASE ACCESSED REGISTER VALUE BY ONE  |
| MI                             | 0100        | DECREASE DESIGNATED REGISTER VALUE BY ONE AND THEN ACCESS MEMORY USING THE RESULTING VALUE AS ADDRESS   |
| IV16                           | 0101        | DIRECTLY USE 16-BIT VALUE DESIGNATED IN F OPERAND FOR CALCULATION   |
| IV64                           | 0110        | DIRECTLY USE 64-BIT VALUE DESIGNATED IN NEXT INSTRUCTION FOR CALCULATION  |
| LI                             | 1000        | INDIRECT REGISTER DESIGNATED DOUBLE LENGTH CALCULATION MODE. CALCULATE DOUBLE LENGTH DATA DESIGNATED IN L FIELD USING CONTENT OF REGISTER DESIGNATED BY F OR T OPERAND AS START ADDRESS OF DOUBLE LENGTH DATA |
| LA                             | 1001        | DIRECT ADDRESS DESIGNATED DOUBLE LENGTH CALCULATION MODE. CALCULATE DOUBLE LENGTH DATA DESIGNATED IN L FIELD USING ADDRESS DESIGNATED BY F OR T OPERAND AS START ADDRESS OF DOUBLE LENGTH DATA                |

FIG. 3(b)

| OP<br>(4bit) | SOP<br>(4bit) | MF<br>(4bit) | MT<br>(4bit) | L<br>(16bit) | F<br>(16bit) | T<br>(16bit) | MNEMONIC | OPERATION   | PSW<br>(N Z V C) | ATTRIBUTE |
|--------------|---------------|--------------|--------------|--------------|--------------|--------------|----------|---|------------------|-----------|
| 0000         |               | D            | D            |              |              |              | HLT      | HLT   |                  |           |
| 0001         | 0000          | D            | -ttt         |              |              | T            | CLR      | $0 \rightarrow T$   | 0100             |           |
| 0001         | 0001          |              |              |              |              |              | CLRS     |   | 0100             |           |
| 0010         | 0000          | D            | -ttt         |              |              | T            | ASL      | $T \times 2 \rightarrow T$  | **0*             | SFTs      |
| 0010         | 0001          | D            | -ttt         |              |              | T            | ASR      | $T \div 2 \rightarrow T$  | **0*             |           |
| 0010         | 0010          | D            | tttt         | L            |              | T            | LSL      | SHIFT T LEFT LOGICALLY $\rightarrow T$  | **0*             |           |
| 0010         | 0011          | D            | tttt         | L            |              | T            | LSR      | SHIFT T RIGHT LOGICALLY $\rightarrow T$                                       | **0*             |           |
| 0010         | 0100          | D            | tttt         | L            |              | T            | LSLC     | SHIFT T LEFT LOGICALLY $\rightarrow T$<br>(INCLUDING CARRY)                   | **0*             |           |
| 0010         | 0101          | D            | tttt         | L            |              | T            | LSRC     | SHIFT T RIGHT LOGICALLY $\rightarrow T$<br>(INCLUDING CARRY)                  | **0*             |           |
| 0010         | 0110          | D            | -ttt         |              |              | T            | RSL      | ROTATE T LEFT $\rightarrow T$   | **0*             |           |
| 0010         | 0111          | D            | -ttt         |              |              | T            | RSR      | ROTATE T RIGHT $\rightarrow T$  | **0*             |           |
| 0011         | 0000          | fff          | tttt         | L            | F            | T            | ADD      | $T + F \rightarrow T$   | ****             | ADDs      |
| 0011         | 0001          | fff          | tttt         | L            | F            | T            | ADC      | $T + F + Cflag \rightarrow T$   | ****             |           |
| 0011         | 0010          | fff          | tttt         | L            | F            | T            | INC      | $T + 1 \rightarrow T$   | ****             |           |
| 0011         | 0011          | D            | -ttt         |              |              | T            | NEG      | $\neg T + 1 \rightarrow T$  | ****             |           |
| 0100         | 0000          | fff          | tttt         | L            | F            | T            | SUB      | $T - F \rightarrow T$   | ****             | SUBs      |
| 0100         | 0001          | fff          | tttt         | L            | F            | T            | SBB      | $T - F - Cflag \rightarrow T$   | ****             |           |
| 0100         | 0010          | fff          | tttt         | L            | F            | T            | DEC      | $T - 1 \rightarrow T$   | ****             |           |
| 0100         | 0011          | fff          | tttt         | L            | F            | T            | CMP      | $T - F \rightarrow T$   | ****             |           |
| 0101         | 0000          | fff          | tttt         | L            | F            | T            | AND      | $T \wedge F \rightarrow T$  | **0-             | BITs      |
| 0101         | 0001          | fff          | tttt         | L            | F            | T            | OR       | $T \vee F \rightarrow T$  | **0-             |           |
| 0101         | 0010          | fff          | tttt         | L            | F            | T            | XOR      | $T \vee F \rightarrow T$  | **0-             |           |
| 0101         | 0011          | fff          | tttt         | L            | F            | T            | NOT      | $\neg T \rightarrow T$  | **0-             |           |
| 0101         | 0100          | -fff         | -ttt         |              | F            | T            | BIT      | $T \wedge F \rightarrow T$  | **0-             |           |
| 0110         | 0000          | fff          | tttt         | L            | F            | T            | MOV      | $F \rightarrow T$   | **0-             | MOVs      |
| 0110         | 0001          | -fff         | IP           |              | F            | SP           | PUSH     | $F \rightarrow (SP) +$  |                  |           |
| 0110         | 0010          | MI           | -ttt         |              | SP           | T            | POP      | $-(SP) \rightarrow T$   |                  |           |
| 0110         | 0011          | -fff         | D            |              | F            | ?            | IN       | $F \rightarrow ?$   |                  |           |
| 0110         | 0100          | D            | -ttt         |              | F            | ?            | OUT      | $? \rightarrow T$   |                  |           |
| 0111         | 0000          | -fff         | D            |              | F            | PC           | JMP      | $F \rightarrow PC$  |                  | JMPs      |
| 0111         | 0001          | -fff         | D            |              | F            | PC           | RJP      | $PC + F \rightarrow PC$   |                  |           |
| 0111         | 0010          | MI           | D            |              | SP           | PC           | RET      | $-(SP) \rightarrow PC$  |                  |           |
| 0111         | 0011          | MI           | D            |              | SP           | PC           | RIT      | $-(SP) \rightarrow PC, ITF \text{ reset}$                                     |                  |           |
| 1000         | 0000          | -fff         | D            |              | F            | PC           | JSR      | $PC \rightarrow (SP) +, F \rightarrow PC$                                     |                  | LINKs     |
| 1000         | 0001          | -fff         | D            |              | F            | PC           | RJS      | $PC \rightarrow (SP) +, PC + F \rightarrow PC$                                |                  |           |
| 1000         | 0010          | -fff         | D            |              | F            | PC           | SVC      | $PC \rightarrow (SP) +, F \rightarrow PC, ITF \text{ set}$                    |                  |           |
| 1001         | 0000          | -fff         | D            |              | F            | PC           | BRN      | $[N=1] F \rightarrow PC$  |                  | BRs       |
| 1001         | 0001          | -fff         | D            |              | F            | PC           | BRZ      | $[Z=1] F \rightarrow PC$  |                  |           |
| 1001         | 0010          | -fff         | D            |              | F            | PC           | BRV      | $[V=1] F \rightarrow PC$  |                  |           |
| 1001         | 0011          | -fff         | D            |              | F            | PC           | BRC      | $[C=1] F \rightarrow PC$  |                  |           |
| 1010         | 0000          | -fff         |              |              | F            | PC           | LOOP     | $(PC) - 1 \rightarrow (PC) [Z \neq 1] F \rightarrow PC$                       | -*-              |           |
| 1010         | 0001          | fff          | D            | 0011         | F            |              | DMV      | $F(DIGEST) \rightarrow (D0, D1, D2)$  |                  |           |
| 1010         | 0010          | -fff         | tttt         |              | F            | T            | XCHG     | $F \rightarrow T, T \rightarrow F$  |                  |           |
| 1011         | 0000          | -fff         | -ttt         |              | F            | T            | MUL      | $F \times T \rightarrow RF, RE$   | ****             |           |
| 1100         | 0000          | D            | D            |              |              | PC           | SIG      | $PC \rightarrow (SP) +, \text{FIXED ADDRESS} \rightarrow PC, SF_{\text{set}}$ |                  | LINKs     |
| 1100         | 0001          | MI           | D            |              | SP           | PC           | SIE      | INITIALIZE KC<br>$[SF=1, KC=0] - (SP) \rightarrow PC, SF \text{ reset}$       |                  | JMPs      |
| 1100         | 0010          | -fff         | D            |              | F            |              | KCJ      | $[SF=1 \cdot KCE \neq 0] F \rightarrow PC$                                    |                  |           |
| 1100         | 0011          | LA           | LA           | L            | F            | T            | ADO      | $[SF=1] F + T + 1 \rightarrow T$  |                  |           |
| 1100         | 0100          | LA           | LA           |              |              | T            | SCMP     | $[SF=1] \text{ compare } N \text{ with } T$                                   |                  | ROMs      |
| 1100         | 0101          | LA           | LA           |              |              | T            | SSB      | $[SF=1] T - N \rightarrow T$  |                  | ROMs      |

FIG. 4-1 (a)

| OP<br>(4bit) | SOP<br>(4bit) | L<br>(8bit) | F<br>(16bit) | T<br>(16bit) | S<br>(16bit) | MNEMONIC | OPERATION   | PSW |
|--------------|---------------|-------------|--------------|--------------|--------------|----------|---|-----|
| 1101 0000    |               | L           | F            | T            | S            | MLS      | [SF=1] $F \times T \rightarrow S$                           |     |
| 1101 0001    |               | L           |              | T            | S            | MDK      | [SF=1] $T \times D^{Kc} \rightarrow S, KC-1 \rightarrow KC$ |     |
| 1101 0010    |               | L           |              | T            | S            | MLD      | [SF=1] $T \times D \rightarrow S$                           |     |
| 1101 0011    |               | L           |              | T            | S            | MLL      | [SF=1] $N'(rom) \times T \text{ の下位} \rightarrow S$         |     |
| 1101 0100    |               | L           |              | T            | S            | MLH      | [SF=1] $N(rom) \times T \text{ の上位} \rightarrow S$          |     |
| 1101 0101    |               | L           |              | T            | S            | MLP      | [SF=1] $CONSTANT R^2 \bmod N(rom) \times T \rightarrow S$   |     |
| MULs         |               |             |              |              |              |          |   |     |

FIG. 4-2 (b)

## DESCRIPTION OF FIELD AND SYMBOL

| FIELD            | SYMBOL | DESCRIPTION   |
|------------------|--------|---|
| MF, MT<br>*1, *2 | D      | FIXED TO D MODE. BINARY CODE CORRESPONDING TO D MODE IS SET.                                  |
|                  | IP     | FIXED TO IP MODE. BINARY CODE CORRESPONDING TO IP MODE IS SET.                                |
|                  | MI     | FIXED TO MI MODE. BINARY CODE CORRESPONDING TO MI MODE IS SET.                                |
|                  | LA     | FIXED TO LA MODE. BINARY CODE CORRESPONDING TO LA MODE IS SET.                                |
|                  | LI     | FIXED TO LI MODE. BINARY CODE CORRESPONDING TO LI MODE IS SET.                                |
|                  | f      | ARBITRARY BIT IS DESIGNATED.  |
| L                | t      | ARBITRARY BIT IS DESIGNATED.  |
|                  | -      | NO DESIGNATION. IGNORE EVEN IF DESIGNATED.  |
|                  | L      | LENGTH OF ARBITRARY DOUBLE LENGTH DATA IS DESIGNATED.   |
|                  | 0011   | FIXED LENGTH OF TRIPLE LENGTH DATA (64 X 3) IS DESIGNATED.                                    |
| F, T             | F      | REGISTER NUMBER OR ADDRESS, AND DATA ARE DESIGNATED.<br>MEANING CHANGES ACCORDING TO MODE. *2 |
|                  | T      | REGISTER NUMBER OR ADDRESS, AND DATA ARE DESIGNATED.<br>MEANING CHANGES ACCORDING TO MODE. *2 |
|                  | PC *3  | PROGRAM COUNTER (PC) REGISTER IS DESIGNATED.  |
|                  | SP     | STACK POINTER (SP) REGISTER IS DESIGNATED.  |
| S                | ?      | NOT DESIGNATED. DESIGNATION TARGET IS NOT DECIDED.  |
|                  | S      | UPPER SPECIFIC ADDRESS OF MAIN MEMORY IS DESIGNATED.  |
| PSW              | *      | DON'T CARE (EITHER 1 OR 0 IS SET)   |
|                  | -      | NOT USED  |
|                  | 0      | 0 IS FIXED.   |
|                  | 1      | 1 IS FIXED.   |

FIG. 4-2 (c)

## DESCRIPTION OF OPERATIONS

| SYMBOL    | DESCRIPTION  |
|-----------|--|
| V         | AND OPERATION  |
| $\wedge$  | OR OPERATION   |
| $\Delta$  | XOR OPERATION  |
| $\perp$   | NOT OPERATION  |
| $(\sim)$  | INDIRECTLY ACCESS VALUE OF $\sim$ *4                     |
| $(\sim)+$ | INDIRECTLY ACCESS VALUE OF $\sim$ AND INCREASE IT BY ONE |
| $-(\sim)$ | DECREASE VALUE OF $\sim$ BY ONE AND ACCESS IT INDIRECTLY |
| $[\sim]$  | USE $\sim$ AS CONDITION                                  |

FIG. 4-2 (d)



## NOTE

- \*1: A MODE MAY BE DESIGNATED EVEN THOUGH F OR T OPERAND CANNOT BE ARBITRARILY DESIGNATED. THIS IS BECAUSE EVEN THOUGH REGISTER OR ADDRESS IS NOT DESIGNATED, THE SAME OPERATION AS THAT IN DESIGNATED MODE IS NECESSARY FOR CONTROL. E.G., HLT AND ASL.
- \*2: SEE 'DESCRIPTION OF MODE' IN THE NEXT PAGE FOR DESCRIPTION OF MODE DESIGNATION.
- \*3: ALTHOUGH STACK POINTER (SP) IS NOT SHOWN IN SEP-4 BLOCK DIAGRAM, IT EXISTS.
- \*4: INDIRECT ACCESS DENOTES TO ACCESS MEMORY USING CONTENT OF REGISTER AS ADDRESS AND ACCESS VALUE STORED IN THE ADDRESS.
- \*5: L FIELD AND F, T, AND S OPERAND IN INSTRUCTIONS WITH CONDITION OF 'SF = 1' CAN BE USED FOR SPECIFIC ADDRESS THAT IS USED IN SIGNATURE CALCULATION.

FIG. 4-2(e)




FIG. 5

| PROCEDURE | INSTRUCTION | OPERATION                                     | NOTE   |
|-----------|-------------|---|--|
| (01)      | AR*         |   |  |
| (02)      | AR* mod R   | $R * A \rightarrow Z$                         | ZH DENOTES UPPER 1024 BITS OF Z WHILE ZL DENOTES LOWER 1024 BITS THEREOF. CALCULATION THEREOF IS NOT NECESSARY.    |
| (03)      | (02) x N*   | LOWER 1024 BITS OF 'N * X ZL' $\rightarrow$ U | PROCESSING OF (03) AND (04) IS PERFORMED AT ONCE USING MILL.   |
| (04)      | (03) mod R  | UPPER 1024 BITS OF 'N * X U' $\rightarrow$ AC | UPPER BITS OF '(04) X N' ARE ACTUALLY NEEDED FOR (06). LOWER BITS CAN BE NEGLECTED.                                |
| (05)      | (04) x N    | $ZH + AC + 1 \rightarrow AC$                  | PROCESSING OF (06) AND (07) IS PERFORMED AT ONCE USING ADO. THIS IS BECAUSE 'ZH + AC + 1' IS ALWAYS MULTIPLE OF R. |
| (06)      | (01) + (05) |   |  |
| (07)      | (06) / R    | COMPARE AC AND N                              | COMPARISON RESULTS REFLECT ON NEXT INSTRUCTION.  |
| (08)      | (07) - N    | $[AC > N] \quad AC - N \rightarrow AC$        | WHETHER TO SUBTRACT N IS DETERMINED ACCORDING TO COMPARISON RESULTS. VALUE OF AC BECOMES "AR <sup>2</sup> mod N".  |
| (09)      | (08) x D    |   |  |
| (10)      | (09) mod R  | $AC \times D^{ke} \rightarrow Z$              | ZH DENOTES UPPER 1024 BITS OF Z WHILE ZL DENOTES LOWER 1024 BITS THEREOF. CALCULATION THEREOF IS NOT NECESSARY.    |
| (11)      | (10) x N*   | LOWER 1024 BITS OF 'N * X ZL' $\rightarrow$ U | PROCESSING OF (11) AND (12) IS PERFORMED AT ONCE USING MILL.   |
| (12)      | (11) mod R  | UPPER 1024 BITS OF 'N * X U' $\rightarrow$ AC | UPPER BITS OF '(12) X N' ARE ACTUALLY NEEDED FOR (14). LOWER BITS CAN BE NEGLECTED.                                |
| (13)      | (12) x N    | $ZH + AC + 1 \rightarrow AC$                  | PROCESSING OF (14) AND (15) IS PERFORMED AT ONCE USING ADO. THIS IS BECAUSE 'ZH + AC + 1' IS ALWAYS MULTIPLE OF R. |
| (14)      | (09) + (13) |   |  |
| (15)      | (06) / R    | COMPARE AC AND N                              | COMPARISON RESULTS REFLECT ON NEXT INSTRUCTION.  |
| (16)      | (14) - N    | $[AC > N] \quad AC - N \rightarrow AC$        | WHETHER TO SUBTRACT N IS DETERMINED ACCORDING TO COMPARISON RESULTS. VALUE OF AC BECOMES "AD mod N".               |
|           |             |   | THIS IS EQUIVALENT TO SUBSTITUTING R <sup>2</sup> mod N FOR X AND A FOR Y IN FUNCTION "XYR <sup>-1</sup> mod N"    |
|           |             |   | THIS IS EQUIVALENT TO SUBSTITUTING AR FOR X AND D FOR Y IN FUNCTION "XYR <sup>-1</sup> mod N"                      |

FIG. 6(a)

| SYMBOL | MEANING OF SYMBOL                                 |
|--------|---|
| R*     | CONSTANT: $R^2 \bmod N$                           |
| R      | CONSTANT: R                                       |
| N      | CONSTANT: N                                       |
| N*     | CONSTANT: VALUE SATISFYING $NN^* \bmod R = R - 1$ |
| A      | ARBITRARY VALUE                                   |
| D      | DIGEST  |
| Z      | TEMPORARY VARIABLE. 2048 BITS.                    |
| ZH     | UPPER 1024 BITS OF Z                              |
| ZL     | LOWER 1024 BITS OF Z                              |
| U      | TEMPORARY VARIABLE. 1024 BITS.                    |
| AC     | ACCUMULATED INTERMEDIARY RESULTS. 1024 BITS.      |

FIG. 6 (b)




FIG. 7